## Sheet 1 of 1

Form PTO- 1449	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY. DKT. NO.	10/531287
<del> </del>		APPLICANT	
INFORM	AATION DISCLOSURE STATEMENT	T. TANIMOTO, et al.	
I	BY APPLICANT	FILING DATE	GROUP
(Use s	everal sheets if necessary)	April 14, 2005	·

## U.S. PATENT DOCUMENTS

Exa Init	miner ial	Document Number	Date	Name	Class	Subclass	Filing Date
SP	AA	6,578,187	6/2003	YASUDA			
	AB						1
	AC						
	AD						
	AE						· · · · · · · · · · · · · · · · · · ·
	AF						†
	AG			<u> </u>			
$\neg \neg$	AH					<u> </u>	<u> </u>
	AI					<del> </del>	
	AJ					<u> </u>	<u> </u>
$\neg$	AK				<u> </u>	<del></del>	<u> </u>
	AL			T			<del></del>

## FOREIGN PATENT DOCUMENTS

Examiner Initial		Document Number	Date	Country	Class	Subclass	Abstract	
							Yes	No
SP	AM	10-149382	6/1998	JP			X	1
SP	AN	2001-117855	4/2001				X	
	AO				1			1
	AP					1		
	AQ				<u> </u>	1		
	AR				1	1		
	AS			···	1	1	<del> </del>	†
	AT			<del></del>	1	1		<del>                                     </del>

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

		· · · · · · · · · · · · · · · · · · ·		_ 1 .			
	AP	C-based Synthesis Experiences with a	Benavior Synthesizer, "Cyber" wakadayashi, et al.	<del> </del>			
	AQ	IFFE Std 1076, 1000 Edition. IFFE Standard VADL Language Reference Manual.					
SP	SP AR Cycle-accurate RTL Modeling with Multi-Cycled and Pipelined Components, July 22, 2004.						
SP	AS	HY-C LRM 1.2 Rev 1.1, Nov. 7, 2004		1			
	AT	Kazutoshi Wakabayashi et al., "Dens	TOTAL Days	1			
	AU	Gosei de Kaihatsu. Kino Sekkei no Kikan ga 1/10 ni Tanshuku". Nikkei Electronics. Nikkei Business Publications, Inc., 12 February , 1996 (12.02.96), No. 6555, pages 147-169					
	AV	Kurokawa, H. et al., "C++ Based System Simulator for Pre-Verification of System-on					
		Chip Devices", NEC Research & Development, 07 December, 2000 (07.12.00), Vol. 41, No.3, pages 258-263					
Examiner		/good-land	Date Considered	}			
/Suchin Parihar/			09/14/2006				